Abstract -In this paper we present a switched-capacitor sigma-deita modulator for high resolution applications. In particular this sigma-delta modulator h well suited for distributed sensor networks. The circuit, implemented in a double-poly, double-metal 0.6 pm CMOS technologv, is based on a 4th-order single-loop architecture with a sampling frequency of 256 kHz. The ch@ consumes 50 m W from a single 5 V supply and achieves a signal-to-noise ratio of 104.9 dB over a bandwidth of 400 Hz, corresponding t o a resolution of 17.1 bits.
I. INTRODUCTION
High order sigma-delta modulators are the most suitable A/D converters for low-frequency, high-resolution applications, in view of their inherent linearity, reduced antialiasing filtering requirements and robust analog implementation. Moreover, by trading accuracy with speed, sigma-delta modulators allow excellent performance to be achieved with high tolerance to analog component imperfections without requiring component trimming. Sigma-delta modulators are, therefore, the best candidates for implementing the AID converters in sensor applications, where the signal bandwidth is typically small, the required resolution is high and the environment where the circuit has to operate can be quite harsh. In particular, in distributed sensor applications, such as in seismic detectors for oil search, a resolution as high as 20 bits over a 400 Hz bandwidth is required. So far, complex mash, multi-loop or multi-bit architectures with dynamic element matching have been used to achieve resolutions higher than 16 bit [l, 21. These solutions, however, are quite critical and the power consumption as well as the silicon area are large. For distributed sensor applications, therefore, a single-loop, single-bit sigmadelta modulator seems to be more suited, since the area and the power consumption are intrinsically lower and the single-bit output can be easily transmitted without any digital post-processing. The signal-to-noise ratio (SNR) due to quantization noise for such a sigma-delta modulator is given by [3, 4] (1)
where L is the order of the modulator and M the oversampling ratio (M = f ,/(2B), with f, denoting the sampling frequency and B the signal bandwidth). Considering the resolution required in seismic detectors for oil search (SNR > 100 dB) with f, = 256 kHz and B = 400 Hz, Eqn. (1) leads us to the choice of the fourth-order sigma-delta modulator (L = 4) presented in this paper, whose specifications are summarized in Tab. 1.
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Order of the modulator (L) Sampling frequency 
JI. SIGMA-DELTA ARCHITECTURE
The general block diagram of a fourth-order, single-loop, single-bit sigma-delta modulator is shown in Fig. 1 . In order to approach as much as possible the theoretical limit for the SNR, the general structure has to be optimized. Moreover, the stability of the modulator has to be ensured under any operating conditions.
The noise and the signal transfer functions, NTF(z) and STF(z), for the modulator architecture shown in Fig. 1 are respectively, where
In order to determine the optimal values of the modulator coefficients we followed a few basic guidelines:
To improve the stability and the SNR of the modulator it is useful to split the four transmission zeroes in two couples of zeros placed at DC and at the end of the signal bandwidth cf, = 650 Hz), respectively.
To avoid instability of the modulator for large signals, the maximum amplitude of STF(z) has to be lower than 1.5. To ensure proper operation of the modulator with 5 V power supply, the output swing of all the integrators have to be limited within +1 V under any operating conditions. The equations derived by applying these guidelines are not sufficient to ensure that the modulator is stable and achieves the required performance, because of the intrinsic non-linearity of the system. Therefore, we performed a number of simulations, using a SIMULINK@ toolbox dedicated to sigma-delta modulators [5, 61, to verify the behavior of the system. The obtained values of the modulator coefficients are summarized in Tab. 2, while a typical noise power spectral density of the modulator with ideal building blocks is shown in Fig. 2a . Unfortunately, the quantization noise is not the only parameter which determines the SNR of a sigma-delta modulator, since the thermal noise and the building block non-idealities are in many cases quite significant, if not dominant. Considering a switched-capacitor implementation, therefore, we simulated the proposed sigma delta modulator, using the mentioned SIMuLINK@ toolbox, which takes into account the most important non-ideal effects ( k T / C noise, operational amplifier finite gain, bandwidth, noise and slew rate as well as clock jitter). A typical noise power spectral density of the sigma-delta modulator with non-ideal building blocks is shown in Fig. 2b . From these simulations, we derived the specifications of the building blocks and in particular of the fist integrator (summarized in Tab. 3). It can be observed that, with the chosen parameters, the thermal noise is dominant with respect to the quantization noise, leading to a total noise power of -128.2 dB, which corresponds to a SNR with full scale signal of 116.2 dB (19 bits resolution). 
III. SWITCHED-CAPACITOR IMPLEMENTATION
The switched capacitor implementation of the proposed fourth-order, single-loop, single-bit sigma-delta modulator is illustrated in Fig. 3 . The circuit, based on a fully-differential architecture, reflects the block diagram shown in Fig. 1 . The integrating and sampling capacitances of the first integrator are 500 pF and 200 pF, respectively, while the capacitances in the subsequent integrators are smaller (few tens of picofarads), since the thermal noise constraints become less stringent. The operational amplifiers used are based on a folded cascode topology. The tail currents of the operational amplifiers in the different integrators are scaled together with the capacitance values in order to achieve the required bandwidth and slewrate, while minimizing the power consumption. A switchedcapacitor common-mode feedback is used in all the stages. In the first integrator we exploited the autozero technique to reduce the effect of offset and flicker noise.
IV. OPERATIONAL AMPLIFIERS
The main requirement for the operational amplifiers used in a switched capacitor sigma-delta modulator is speed. Indeed, in a switched capacitor circuit, if the operational amplifier is fast enough to allow the circuit to settle completely, the nature of settling will not impact the overall circuit performance. Therefore, in the proposed sigma-delta modulator we used the fully-differential folded-cascode operational amplifier, whose schematic is shown in Fig. 4 . This architecture allows us to drive large capacitive loads with high DC gain and high speed without the need for frequency compensation. Moreover, the use of a fully differential structure removes the poles associated to the current mirrors which would slow down the settling phase. Transistors MsRl and MsR2 have been introduced to improve the slew-rate of the operational amplifier. They are switched on during the slewing phase and increase dynamically the available output currents, thus making the operation faster. A large output voltage swing is achieved with the use of high-swing cascode current sources and active loads. All transistor sizes have been also optimized to minimize the overall input referred noise. Tab. 4 summarizes the simulated performance of the operational amplifier used in the first integrator. The operational amplifiers used in the subsequent integrators are based on the same architecture, but, as already mentioned, their performances are scaled. The measured noise power spectral density of the proposed sigma-delta modulator is shown in Fig. 6 . We achieved an inband noise floor of -140 dB, which is about 10 dB higher than in the simulations. This is due to additional noise sources, mainly related to the test setup, which were not taken into account in the simulations, such as the noise of the reference voltages and of the signal source as well as the noise coupled through the substrate. Nevertheless, the achieved noise power in the signal band is as low as -116.9 dB, thus leading to a maximum SNR of 104.9 dB, corresponding to 17.1 bits of resolution, which is sufficient for the considered application.
The proposed sigma-delta modulator consumes 50 mW from a single 5 V power supply. The most important features of the circuit are summarized in Tab. 5.
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